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Continuing increases in Ingil' density on VLSI chips have led to increasing 
problems with clock distrihution systems. This has stimulated interest in 
dispensing with the cloc k s that contra I virtually all ex i sti ng d igi tal sy stem s' 
The recent construction at Cal tech of a microprocessor chip without a clock 
has clearly demonstrated the feasihility of such systems. Basic principles that 
can be used to design computers \vithout clocks are outlined here. 
Handshaking and dual-rail coding constitute one important related pair of 
concepts. Logic circuit \evel designs of asynchronous registers. counters. 
shift registers. and adders are slw\'.:n. Control modules are described that can 
be used as building blocks for systems of varying complexity. These can he 
used to implement all of the hasic features of modern computers including 
interrupts and pipelines. The design of an asynchronous add-and-shift hinary 
multiplier is used to illustrate the use of these data processing and control 
modules. Most of the work shown uses what is generally referred to as 4-phase 
handshaking. but 2-phase handshaking is also discussed. The extent to which 
uncloc ked systems c an he t ru I y del ay - i n se 1-1S i t i ve is disc ussed. 
1. Introduction 
With increasing numbers of logic elements being packed into VLSI chips. the 
role of wiring delays as compared with gate delays is similarly growing. This 
means that variations in the arrival times of clock edges at different points on 
a chip (i.e. clock skew) is hecoming a matter of great concern. The prohlem IS 
compounded by the fact that greater fanout of the clock means that more 
amplifiers must be used in thl? clock signal paths. and these too result in 
increasing skew. The significance of increased skew is that. all other things 
being equal, it results in the need to compensate hy increasing the clock 
period [Unger- g6 J. A re latl?d effect is that estimates of logic path de lays are 
becoming less and less accurate as wiring delays become proportionately 
larger. If wiring delays could hI? ignored. then it would be relatively easy to 
estimate logic path delays hy just adding up the delays in the gates on that 
path. This could be donI? at an early stage in the system design process. But if 
\\. ~ [ing delays are important. then. until placement and wiring have heen 
accomplished. one can only make rough guesses as to the path delays. 
This situation has. for a numher years. stimulated research into methods for 
building digital systems without clocks. The history of such efforts actually 
predates the integrated circuit era. with some of the key concepts dating back 
to the 195()s. principally rellected in the work of David Muller [Muller-631. The 
ILLIAC-3 computer was constructed in this manner. Other work through the 
years (this is certainly an incomplete listing) has heen done by Armstrong. 
Friedman and Menon [Armstrong-6l11. Keller [74]. [Seitz-ROJ. [Molnar-X5]. 
[Snepscheut-XSj. [Sutherland-XlJl. Brunvand and Sproull [Brunvand-g9]. David. 
Ginosaur & Yoeli [David-lJ21. Mulkr used the term "speed independent 
circuits". and more rl?cently. the term "delay-insensitive circuits" has heen 
used. \Vhile as these terms suggest. speed--or delay--independent circuits are 
n:/lltirc/y independent of delay values. they are not completely independent. 
In fact. due to thl? existenel? of essential hazards in most functions of intl?rest. 
it is impossihle to design circuits that will function properly without regard 
for the re I at i ve val UI?S 0 f t hI? g ate and wi ring de lays [U nge r-69]. [ Mart i n-l1() I 
makes this argument from a ditlerellt viewpoint. ivlorl? on this issue later. 
The tenn asynchronous is also sometimes used to dl?scrihe circuits of this class. 
However. strictly speaking. the term asynchro(wus is more properly used to 
descrihe a more general eLlss or l·ircuits. llr \\.'hidl delay-insensitive circuits 
are a suhdass . Asynchw(lllus circuits ~lre those lor \\.'hich input-signal 
changes are not constrained to occur only at certain times rdative tl) the edges 
o f a part i cui a r s i g n a Ide s i gila ted as the L' 10 c k s i g n ~d I L' n g e r -6LJ I. Del a y -
insensitive circuits arc ~1"yIlL'hro(lllUS circuits in which there are no upper 
hounds on the values or tile \'arillus delays. Thus. fur I?xample. an I?dgl?-
triggered nip-Ilop is all ~lsyllchr(l(wus circuit. hut III any particular 
realization of such a de\' ice. the delays associatl?d with it are hounded--it is not. 
as generally designed. delay-insensiti\'e. On thl? othl?r hand. delay-insensitive 
circuits are dl?signed to llperate in an environment in which input changes 
can he made to occur (lilly whell thl? L'ircuit signals that it is ready to receive 
them. One of the earliL"1 illl[1llrLlIll examples of :-;ULil a circuil was thl? 
completion signal adder 1(~il\,:lln-;I-~~I. \\.'hil.'h is treated in some Jl?taii ill a 
suhse4uent sectiun, 
A particularly significant event in this field was the design and construction 
of an unclocked 16-bit microprocessor hy Alain Martin and his students at 
Caltech [Martin-891. This remarkahle device. implemented with 1.6 micron 
(also 2 micron) CMOS technology. consists of ahout 20.000 transistors. It is 
interesting that. despite the novel nature of the design and the fact that its 
designers were not experienced chip designers. five people completed the 
design in ahout six months. and they ohtained working chips on first silicon. 
The processor is amazingly rohust in that it works with a power supply 
vol tage rangi ng between .3.5 and 7 volts. (I t also works at tempe ratures as low 
as that of liquid nitrogen.) Perhaps as a consequence of the elimination of the 
often useless circuit activity generated hy clock pulses. power consumption 
was also quite low: about 1.50 milliwatts at 5 volts. Under these conditions. it 
operated at the rate of ahout 30 ~lIPS. (No particular effort was made to 
maximize its speed.) It may turn out that. while the principal motivation 
behind the development of ciockless systems is speed. in actual practice. ease 
of design and reliability will prove to he of even greater importance. 
The design methodology employed hy Martin is hased on the use of a 
programming language (inspired hy Hoare's CSP [Hoare-78]) in which the 
desired behavior of the system is descrihed. Various compilation steps are 
then applied which culminate in a circuit specification. A rather different 
approach is taken here. It is hased on the development of a lihrary of circuit 
modules that can he interconneLled in a straightforward manner to implement 
systems described in terms of tlow charts. or informally written programs. 
Some of the modules. SUdl as shift registers and adders are used for processing 
data. while others are used for control purposes. The design of the modules is 
carried out using classic logic design techniques. with emphasis on Huffman 
type now tahle methods. In the next section. the concepts of handshaking and 
dual-rail encoding. that are hasil" to hoth approaches are descrihed hrietly. 
2. Some Basic Ideas 
2.1 Handshakin~ 
Consider. for example. the operation of a hinary counter. If the numher stored 
in the counter is even. then the least significant hit is O. and incrementing the 
counter consists of simply changing the state of the storage element 
corresponding to that hit. On the other hand. if the 10 least significant hits are 
all ones. then. at least for simple implementations. it will take considerahly 
longer to increment the counter. as the clements corresponding to the I I least 
significant bits must all he changed. As the numher of hits increases. the 
average number of elements that must change state approaches 2 (from 
helow). In a delay:.insell~iti\' c systcm. a command would he given to 
increment the counter. alld then. immediately after that task has heen 
completed. the counter m(ldulc \\()uld respond with a completion signal. so that 
the next step in the pflh:ess c(luld he initiated immcdiately. This is opposed to 
the situation in mor~ cun\'cntillnal systems. where. following the issuance of 
such a command. the next ~tep \\'uuIJ he initiated only after a time interval 
equal to the maximum (\\'()r~t l~1Se) time fur the l'ounter operation has elapsed. 
Since the difference het\\'cl'll tile maximum alld the average time may he very 
substantial--as in the presellt e\ample. there are significant time savings to he 
gained by utilizing sUllI :1 "llllllpictioll signal" approach. The interchange of 
signals between processes can be organized in several ways. The principal 
"protocol" used in this paper is called 4-phase handshaking. 
Typically the action begins when the higher level process. Pl. turns on a 
signal called R. which may he thought of as "ready". This triggers the second 
process. P2. which accepts and processes whatever information is passed to it 
by Pl. then responds hy turning on an "acknowledgment" signal. A. Upon 
seeing A go on, PI thcn tums off R. and when P2 sees R go off. it turns off A. 
to complete the handshakc. Ncither process makes any assumptions as to how 
long the other process Illay take to perform any of its operations. This gives us 
the flexibility of modifying thc internal designs of any of the proccsses, 
perhaps changing their opcrating spccds substantially. without having to 
worry about introducing timing prohlems at an interface with another 
process. (A 2-phase handshakc is discussed in a latcr section.) 
2.2 Dual-Rail coding 
Where multi-bit data words must he passed from one module to another. 
perhaps being processcd cn routc. it is important to have a method for 
confinning that all of thc hits of a word have arrived (since we do not want to 
have to make a worst casc assumption ahout how long the slowest bit might 
take.) A common solution for this prohlcm is "autosynchronous coding" [Sims-
58]. also referred to as "dual-rail" coding. A pair of wires with signals XO. and 
X I is assigned to each variahle X. When X()= X I =0, this means that X is 
undefined. X I = 1 means that X = 1. and X()= I means that X=O. At no time is XO= X I = I . 
Suppose a bit is to he transmitted from a rcgistcr to some remote circuit. If it IS 
sent dual-rail. then thc output of I from an OR-gate with an input from each 
rail at the destination will indicate that the hit has arrived. 
2.1 The C-Element 
Ani 01 portant bu i1d i ng h loc kin all dd ay- i nsens i ti vc sys tems is the C -e lemcnt. 
first introduced by Dav id Muller. (It is sometimes c ailed a Muller C-e lemcnt or 
a concurrency elemcnt.) A 2-input C-elemcnt has the property that. 
if the inputs are equal. then the output is equal to thcir common value. If thc 
input values differ, thcn the output remains at the value it assumcd the last 
time they were equal. SUl'h a devicc can he implemented hy fecding hack the 
output of a 3-input majority gate to one of the inputs. A k-input C-element can 
be constructed by fccding all of tile k inputs hoth to an AND-gate and to an OR-
gat e . an d the n fe e din g the II u t puts () t til 0 s ega t est 0 the i n put s 0 f a 2 -i n put C -
element. As an example llf \\'here SUdl a device might he used. consider a 
situation in which each lIlelllher llf a set ()f k hinary storage clements is to he 
set to 1 and later cleared tIl 0, II the 11UtpUtS of every memher is fed to a 
k-input C-element. then t!le output llf the C-elemcnt will gll on after the last 
elcment has becn set. and it will go oil whcn the last clement has heen de;.tred. 
3. Data registers 
3,1 Simple Stora!.!e Elemellt 
The storage element tIl hl' desL' riheJ here (implemented hy [~1;.trtill-Xl)1 ;.tnd 
also descrihed hy Kcller 174 I) stllres I hit of d;.tta. It h;.ts 3 input-signals ;.tnd 3 
output-signals. It operates as follows. When SO is turned on. the element 
stores a 0 and then turns on its acknowledge signal. A. This results in the 
environment (whatever system is controlling the register) turning off SO. 
The element then turns off A. Similarly. S I is used to store a 1. The outputs Q() 
and Q 1 are nonnally hoth O. \Vhen the read signal R is turned on. either Q() or 
Q 1 goes on. depending upon whether the stored hit is a () or I. This causes the 
environment eventually (when it has finished using the resulting Q-signal) to 
turn off R. afte r wh ic h the e lelllent turns off whic he ve r Q-si gnal had been 
turned on. A tlow tahle Je-scrihin~ this hehavior is shown in Fi~. 3.1. Logic 
expressions corresponding to this tahle arc: ·v'= ~.1_5 t; y OC=ry , '-0 1 =ry. 
A. = 5 0;; - Sly. This is hasically an SR-FF with the adJition of gates to enable the 
outputs and logic to ge-ne- rate the acknowledge signal. 
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Fig. 3.1 Flow table for storage element. 
It is assumeJ that the gate- anJ \viring Jelays within the circuit are such that. 
when an external output change-so the circuit is internally stable (has reacheJ 
a stable state). Actually. a sOIlle-what less stringent requirement is sufficient. 
It is only necessary that the- syste-Ill he in a stahle state hefore it receives a new 
input from another moJuk 're-srHlnJing to an output signal from the storage 
element. For example. supp(lse that the system is initially in state 1-000 (row-I. 
column-OOO) when an S I -sign~t1 arrives. Following the transition to row-2. the 
A-output goes on. It is important that. hefore the receipt of the response to the 
A-signal (which is the turning (lIT of S I) that the clement he In a stahle state. 
in that the 5 C y-gate output he on. This stahility re4uirement is a general one 
that applies to all of the moJules Jevelope-J he-re. 
An n-bit register can he constructeJ out of n of these clements with all of the 
R-inputs tied together. anJ with all of the A-signab feJ to a C-element. whose 
output woulJ he the ackn(lwleJge signal of the register. It is assumeJ in the 
sequel that this is the type- (If re-gister to he- use-J (unless otherwise specifieJ). 
The assumption. III general. is that h(lth inputs to anJ outputs from registers 
are dual-raileJ. 
Suppose we wish to transll'r (i.e-. C(lPY) Jata fwm registe-r Gl to register G2. 
Assume that the Q-signals III tile GI-e-lellle-nts arc connccteJ to S-inputs of 
corresponJing clement:-; 11\ C2 ( ... e-e- Fig .. ~.2 for an example with two 3--hit 
registers) That is. eaL'l1 Q()-IIUtPUt (If GI is conlle-cteJ to an SO-input of G2. anJ 
each Q I-output of G I is C(lllile-L·ted ill an S 1 -input (If G2. The transfer is initiateJ 
by turning on the R-siglLtl 11\ G 1 . This gelle-rates signals at the outputs of the 
G l-elements and henL'e ~lt tilL' S-illputs to the G2-eleme-llts. As the G2-elcments 
ahsorh their inputs. i.I.'. rl·~1\ .. 1l tile ~lppwrriate states (somc change state--
others don't) thell all (II tlll'ir .. \-Ilutruts will gIl llil. This causes the output of 
the G2 C-e lelllent to ~l) Ill\. II t Ii iss i glial is used as the ac know ledgc signal for 
s 
the operation, then the R -si gn al that started th ings 0 ff wi II be tu rned off hy 
the environment. This turns off all of the G 1 Q-signals. anJ hence the inputs 
to G2. Finally, the G2 A-signals will go off. and. when all of them are off. th~ 






Fig. 3.2 Copying data from G1 to G2 
A shift re~ister can he construct~J using ty.'o of these registers as huilding 
blc)cks as sllown ill Fig. ~.~ . Let G 1 he tile hasic register allo G2 he all auxiliar\' 
register. A right shift L'llulJ thcn h~ accomplisheJ hy first copying the 
contents of G 1 into G2. anJ thcll copying th~ contents of G2 hack into G I. hut 
shifted over by one position tll th~ right. 
Fig. 3.3 Shifting data in G 1 using G2 as a buffer 
3,2 A More Powerful Ekmcnt 
The clement JcscriheJ tlll\I,.' t~lhk ~ , -+ is a more powcrful Jevice. in that it can 
be useJ in the same way :lS tile previllus JeviL'e. hut aiso has another mIlLIe or 
operation that enahlcs it tIl he. USl'J in a shift rcgister that opcrat~s with only 













R SA S1 
001 011 010 110 111 
2,000 - 01,00 01,101 -
001 - - -
®001 - 4,000 4,010 -
















Fig. 3.4 Specifications for a more versatile storage element 
It works as follows. As in the previous case. if R is turned on, the contents of 
the e lemen t is i ndic ateJ at the Q-te rm i nals. An S () -i nput resets the registe r to 
O. and an S I-input sets it to I. If the R-input is on while one of the S-inputs is 
on, then the current contents appears at the Q-terminals. anJ the state of the 
device becomes that co rresponJi ng to the S -inpu t. But. if a change of state 
occurs. it does not affect the Q-outputs until the Il ex I time R is turned on. Thus 
we can chain together a set of these clements (Fig. 3.5) with the Qs of one 
element feeding the Ss 0 f the ne x t clement anJ copy the contents of each cell 
into the nex t. thus aCClllll pi ish i ng a sh i ft wi th one handshak ing operation. A 
common R-signal is feJ to all of them. anJ their A-signals all go to a C-element 
that generates the A-signal for the whole register, as in the previously 
discussed c i rc u its. 
Logic expressions for this clement arc: . 1 ..: R S 1 'y':= - ( P - S c - S 1 - 'y' 2)Y 1 • 
"/ 2 ",:;. 1 -:) C 'y' =, 0 C '" ~: Y 1, Q 1 - F ';' 1 ..:. - ( ~. t ; - '/ 1 ) Y.~ -( ~. 1 - Y 1 :1 '/ ~ 
Note that there arc ste ad y - ~·.;tat e essen t i al h a/arJs in t he now tahle for the 
transitions starting in state I-()()() with S I going on and from state 3-0()() with 
SO going on (see IUnger-tlLJ! Ilr IUnger-SYj). This Illeans that we must take care 
that the Jelay in the path Ir01l\ S 1 through )'2 to Y I exceeds the Jelay in the 
direct path from S 1 (via .; 1 ) to Y I {lor the first ha/arJ). anJ that the Jelay in 
the path from S a (via S ,') through 1'2 to Y I exceeds the Jelay in the direct path 
from SO to Y I (for the sel'onJ ha/ard) . 
.; soa soa sOa 
~ ~ d ~ d ~ d 




Fig. 3.5 A faster shift register 
3.~ Binarv Counters 
~ 
! 
Registers composed of a modified form of the simple (Fig. 3.1) storage element . 
discussed above can be used to construct a counter by employing a buffer 
register technique similar to that shown in Fig. 3.3 for a shift register. The 
first step of the 2-step process is identical: the contents of G 1 is copied into G2. 
In the second step. the real husiness takes place. Recall that. to increment a 
binary numher. we must. starting with the least significant hit. change each 
hit up to anJ incluJing the first O-hit. The remaining bits remain unchangcJ. 
Hence. we change the contents of the ith least significant element of G 1 if the 
contents of the fi rst i-I C Icme nts of G2 arc I s (of cnurse we a' wa ."'f' s change the 
contents of the least signi ficant clement). Changing the contents of the it h 
element is accomplished hy gating Q() from the ith clement of G2 into the S 1 
input of the corresponJing G 1 -clement and Q 1 from the ith element of G2 into 
the SO input. A chain of 2-input AND-gates can he used to generate the signals 
controlling these gating operations. Thus the signal controlling the gates for 
the ith stage is deriveJ from the output of an AND-gate with one input from the 
Q 1 output of the i-I th stage anJ the other from the output of a similar gate that 
is 1 if all Q 1 outputs of the previous stages are 1 s. The last element to change IS 
the only one changing from a () to a 1. and so an A-signal must be generateJ hy 
each G I-element when it changes state from () to I. but not vice versa. An 
exception is maJe for the clement corresponding to the most significant hit. 
since it is the last clement to change state when the counter recycles to O. 
Thus it must generate an A-signal for changes in either Jirection. as is done 
by the Fig. I element. An OR-gate fed hy the A-signals from all of the 
G 1 -elements produces the A-signal for the counter. A flow table for the 
modified element is sho\l,;n in Fig. 3.0. 





Fig. 3.6 ~1odifieJ description of Fig. I elemcnt for use 111 a counter 
The logic expression for A is simplifieJ to::. - ': . ,-; v . The other logic expressions 
are the same as for the Fig. ).1 tahle. 
As in the case of the shift registcr. hy uSing a more complex storage clement 
(see the flow table of Fi g. ).7). wc l' an makc l'PU nt i ng a I-step pr()cess i nste ad 
of a 2-step process as ah()\·c. The new dcvil'e has a single input. a "toggle". T. 
and two outputs. Q and .. \ . 
T 
0 1 Y 1Y 2 
1 (j),00 2.00 0 0 
2 3,01 ~01 0 
3 0,10 4,10 1 
4 1,10 @10 0 
CA 
Fig. 3.7 A toggle FF useful for a faster counter 
Each time T is turned on. and then off. the device changes between its two 
stable states (in the column where T=O). Its output Q (single-rail) is 0 in state-l 
and 1 in state-3. When T is turned on. Q remains constant. but the internal 
state changes. If the original state was the one with Q=O. i.e. row-l of the tahle. 
then. after arrival in that ncw statc. the acknowledge signal A goes on.. As 
explained above in the discussion of the previous counter. only for the most 
significant bit that changes. docs A go on. When it does. the environment 
turns off T, which brings the device to the stable state in row-3. where Q= I and 
A is turned off. Again. as pointed out ahove. this applies to all elements except 
for the one corresponding to the most significant bit. That device differs in 
that the A-output in row-4. column-I is also a I. The A-signal for the counter 
is produced. as in the prcvious case. hy an OR-gate with inputs from the 
A-outputs of all of the clements. 
Logic expressions for this clement are: '¥'1 ",f'l 2 - TY1""Y1':' 2, v 2 =fY 2 - Ty 1-Y 1'l2 . 
Q=Y1, A=Y1Y2, 
- -For the most significant hit. .:... ~ ''/ 1 y .: - '/ 1 '/ 2 . 
A block-diagram for the counter is shown as Fig. 3.R. To review. the operation 
is as follows. The R-signal is turned on. following which. each of the elements 
that must change its state (all clements from the right end up to and i ncl udi ng 
the first containing a 0) reccives the signal at its T-input. When the leftmost 
of these has reached its ne\\/ stahle state. it turns on its A-output. which. in 
turn. turns on the A-output for the overall circuit. This causes R to he turned 
off. thus turning off thc T-inputs to all of the clements that changed. They 
then change to their new stahle states. their Q-outputs change. and the 
A-output of the leftmost clement goes off. which turns off the circuit's 
A-output. concluding the incrementing operation. Note that the Q-outputs of 
these storage elements arc a v ai I ahlc at all times. Addi tional i npu ts wou Id 
generally be necessary fur these clements to provide means for loading data 
into them. 
Neither for this counter. nur for the prevIOus one do \1,.'e insist that every 
storage element report hack that it is in a stahle state hefore the l'ounter Issues · 
its completion indication. Rather. it is assumcd that if the clement 
corresponding to the must significant hit that is L"llanging has reached a stahle 
state. then the other clements will also have reached their stahle states. The 
justification for this departure from a stricter protocol is that the clements all 
have the same design and arc presumahly un the samc chip. An c1cment could 
fail to reach a stahle state hefore (Jne that received its input signals at a later 
time. only if it had I11UI,:11 Llrger delays in its gates and wiring. (ALtually. in 
order to have a detrimenLtI elfel·l. the slow clement \vould have to finish at 
least 3 gate delays later dcspitc l1~l\'ing had a head start uf one gate delay in a 
race that is OIily 2 gatc de lays in Ie ng til. Thus it seem s that. un less the re arc 
unusual circumstances in\·ul\'cd. this is a safe design, In an)' event. we must 
control the relative delays \\'ithin the Illodules hel' ause. as in the case Ill' the 
previous storage clement. thl'rc are esscntial IL.1Iards in the !low tahle of Fig. 
3 . 7 ( fo r (! \' e r y t ran sit i II n ) . 
~ & & 
Q T - Q T - Q T R 
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Fig. 3.8 3-bit binary counter (least significant hit on the right) 
1.4 A Binary Adder 
An adder suitable for use in unclocked systems was devised many years ago 
[Gilchrist-55]. Martin uses an adder of this general type in his processor. It IS 
an elaboration of the simple ripple-carry adder. The key idea is to generate 
the carries in dual-rail form. that is. to have a specific signal indicating a 
carry of :ero. as well as a signal indicating a carry of one. Without knowledge 
of the carry into a stage. we L'an generate a carry out of I. if both hits of the 
operand are I for that stage. Similarly. if hoth hits are O. then we can 
generate a carry out of O. regardless (If the carry in. If the 2 bits of the 
operand are' not equal. thell the carry out is equal to the carry in, In the adder 
described helow. in additillil til dual-rail carry signals. both the data inputs anJ 
the data outputs are also ill Ju~d-rail form. A hlock Jiagram of one stage of the 
adder is shown in Fig, ~,l), \.vhere the carry-in signals are designated as CjO anJ 
c j 1. and the carry out sigl\~ds are designated as C u () and C l ) 1. The operands are 




Logic expressions for eal'l! 'Llge Ill' the adder arc: 
Cn()=cj()(a()+h())+a()h(). e,l I =\..'1 I (~ll +h 1 )+a 1 h I, 
Z () = ( a 1 + hI) ( a () + h () ) c i 1 + ( ~l I h I + ~l I ) h () ) L I () . 
Z 1 = ( a 1 + hI) ( a () + h () ) c i () + ( ~l I h I + ~l () h () ) L I 1 , 
, 0 
Note the many common suhexpressions in the preceJing expressions. This 
signi ficantly reduces the com p Ie x i ty 0 f the c i rc u i ts neeJeJ to real i/e them. as 
shown in Fig. 3.10. Although the maximum Jepth of the logic is -+ stages. the 
carry signal propagation path is only 2 stages Jeep. Of course there are many 











Fig. 3.10 Logic circuit for binary adder stage 
A way in which this adder l~lIl he used in ~1Il asynchronous system of the type 
unJer Jiscussion is illustrated in Fig. ~.II. The operands are initially in 
registers G 1 anJ G2 (assullled to hehave as do the registers treateJ in section .'.1 
above). anJ the sum hits arc to he delivered tll register G .,. of the same type. 
Action, as usual. is initiated hy turning on the R-signal. which activates tile 
transmission to the aJJer inputs of the L'ontellh llf the llperand registers, It I" 
also feJ to the ci()-input to tile first stage 01 tile ~ldder (i,e, it is a""ull1ed that tile 
carry in to the first stage slHluld he 0). Tllese "ignah tllen ~,:au"e. in Slll11e 
unspecifieJ nrJer, the outputs llf the adder til gll Iln and Ilellle tll he fed a" 
inputs to the output register. :\" ealh eklllent Ill' G, ~lh"llrh" all input. it turn" 
on its A-signal. \Vhen all Ill' these A-"igl1~t1" arl' Iln. the (-eklllent a""(lli~lted 
with G3 turns on the A-"ignal Illr that regi"ter. whilh sef\es as the .-\-sign~t1 
for the overall adJitiol1 Ilpl'r~ltilll1 . :'\l'\t. the R-signal is turned IlIT. \\Ililll 
causes all of the inputs til tile ~ldder til he lUt 1l1T. But il all (11 tile illputs til tile 
aJJer are 0, then all of tile l~lrry sigll~t1s will SIH11l he () (Illl h(1tll rails). ~llld. 
similarly. all of the Z-I 1Utputs he((1llle n. Sil1L'e tllis lIukes all 111 tile illputs III (~~ 




Fig. 3.11 Binary adder with input and output registers 
In cases where it is JesireJ tll rout the sum to a register supplying one of the 
operanJs, e.g. an accuIl1uLitor. a register composeJ of clements depicted in Fig. 
3.4 coulJ he useJ to a\'oiJ the neeJ for a huffer register anJ a 2-step operation. 
The key point being th~t the output of the ~ccumulator would not change until 
after the R-signal goes oIl. 
The aJdcr JcscriheJ hy ~1artin 1~1artin-XYI is of the same general type. 
although it is useJ in a s(lme\\'hat Jifkrent context \\ th a start signal sent 
directly to the aJJer. It is ilIlplementeJ using Jynamic CMOS logic. with 
complex gates. 
Such aJJers arc compaLlhk in (/ \.(' ru:..: (' specJ \vith full carry lookaheaJ aJJers 
In that 
the average aJJ time is Illg:lrilllllli,.::tlly rclateJ to the numher of stages. The 
same general approach is ck:lrly applicahle to other operations on Jata worJs 
such as generating the 2s c(lIllpkmelll. executing Boolean operations on the 
hits. or scaling a word. 
3.n. An ALU 
DccoJers for asynchronous systems arc virtually iJentical to their 
counterparts in convelltillnal systems. except that their inputs are Jual-rail. 
This means that. if the input signal to a JecoJer is ullJefineJ (signals are () on 
hoth rails for each input \'ari:lhle) then tltere \\'llUIJ he a () at every output 
terminal. i'v1ultiplcxors (\1LXs) \\'(luIJ ha\'e Jual rail-inputs hoth for the 
aJJress signals anJ for tile d:ll:1 sigluls. :1I1d tlte outputs woulJ also he Jual 
raileJ. The same \vould hl' Irue Illr deilluitipkxllrs (Jistrihutors). For hoth 
MUXs anJ Jistrihutors. il I Ill' :lddress :--ignals \'''ere all ulldefined. then so \voulJ 
the outputs. rcgarJless Id I Ill' ,Llle III Ille Jata inputs. 
Fig. 3.12 sllows how :111 .-\Ll' ill :111 :lSYlh:ltroIHlus computer might he cllntrulleJ. 
how its inputs might hl' ,upplil'd :lIlJ Iw\\' its output might he JirecteJ. There 
are k Jata registers. G I. (~2. ' . Cik III lite type descriheJ hy the tahle of Fig. ~ . -+ . 
the outputs of these rl'gl,I\.·h :Ir\.' \.:lllillected IllfllUgh a pair or \1UXs hoth til tlte 
A- anJ B-hus inputs til III\.' :\Ll', Tile \lL'Xs arc cllntndlcJ hy the Origin AJJress 
Registers. lahellcJ O.-\R-,-\ ,lIld O.-\R-B ill Ihe diagr:llll . The ALLl llperatillll IS 
specifieJ hy the clllltelih ,d [ltl' .-\Ll ' ('llIltrol Register AeR. Fillally. the (lUtPUt 
/2--
of the ALU (the result of the computation) is routed to one of the registers by 
the DEMUX, acconling to the contents of Destination Address Register DAR. 
The first step in the execution of an ALU operation is the loading of the 4 
registers (they might be of the simple type described in Fig. 3.1) with 
appropriate address and control information. The ALU action is then initiat~d 
by turning on the R-signal. This causes the contents of the 4 address and 
control registers to he gated to the MUXs, to the DEMUX and to the ALU . (These 
are all dual-rail signals and. at the inputs to the destination devices . they arc 
all undefined when R=O.) The arrival of the data at the MUXs causes valid data 
to be routed to the ALU on hoth the A- and B-huses. The necessary control 
signals for the desired operation arc sent from the ACR to the ALU. which. as 
in the case of the adde r disc ussed in the p rev inus subsection. now proceeds to 
generate valid data at its output. This data is channelled by the DEMUX (under 
the control of the DAR) to the speci fied data register. Upon receipt of this oata. 
the register turns on its A-output. which , via an OR-gate (internal to the 
register block and not showll). causes the A-output in the diagram to he turneo 
on. In the usual manner. the hanoshake is completed by the R-signal going 
off. causing all of the inpu ts to the A L U. and hence its ou tput to go off. wh ic h 
turns off the A-signal. 
R--,.-~ 
A~~--------------------~------------~ 
Fig. 3.12 An ALU ~I1lh\ . .'ddL'd III ~1Il aSYlh:hrollous I.:olllputer 
.t. Control Logic ;\lodules 
The goal here is to Je\elop ~l lihLlry (If reLtti\'ely sil11pk moJuiLs tkit (all he 
used to impkment sUI..'Il ((llltr(li (lper~ltioIlS as IF. IF-ELSE. \\'HILE. allJ U:\TIL. 
Such moJules (all he illlL'rL'(llllleL'icJ ill straightforwarJ ways to il11piLl11cllt 
(() m pIe x a I go r it h m sill a hie r ~l r \..' 11 i \..' a I III a 1111 e r . Co n ( u r r ell top e rat i Oil S an J 
pipelining can also h~ ~lL'L' (llllll111tLtteJ . The Ill()Juks (all he oesiglleJ usillg 
stanJard methods for aSYIIL'hr()(lllUS sC4uelltiai \..'ir\..'uit ~, . SULil Ill~th()Js are well 
sui ted for proouc i ng econom ic al c i rcu i ts free 0 f c ri tic al races ano hazaros. 
They are not difficult to apply for the relatively simple circuits rel}uireo here. 
In a subsequent section. the use of the mooules is illustrateo with the oesign of 
an add and shift multiplier. 
Operation free of timing prohlems IS assureo if: 
-there are no critical races or ha/aros within mooules 
-if there are essential ha/ards within lI1oduks. then the delay distrihutions 
within the 
moou les are such that the yare not man i festeo 
-the oelay distributions are such that. hy the time a response to a module 
output appears 
at an input to that module. the module is in a stahle state 
-all communications among modules are properly mediated by the use of 
appropriate 
handshaking protocols 
4.1 2-Step Module 
This module (See Fig. -t. I for a hlock diagram) transforms a single handshake 
cycle into a consecutive pair of such cycles. That is. upon receipt of an 
Rs-signal. initiating the proceSS. the 2-step module turns on an Rp I-signal to 
initiate process-I. and whell this process signals termination by turning on 
the corresponoing acknowledgment signal Ap I. the module turns off Rp I. This 
then causes Ap I to he tUnll.'d (lIT The module then. in a similar manner. causes 
process-2 to he executed , L'pull termination of the second process. the module 
signals back to its initiator hy tuming on its As-output. The initiator thcn 
tums off Rs. whereupon the 2-step module tcrminates the overall operation hy 
turning off As. 
Fig. 4.1 
2-STEP 
R" .-\ pi .-\ ['2 
1 ()() I I I ) 
I 1 ()() .2. I ( )( ) 
.()l() Q()()() 
3 O() I 
II) I 
I I()() 
.~.() I () 
Q)()(l() 
\' \' 




RpI Rp2 :\" 
!If , ' ! 
Fig. 4.2 Flow table for a :2 -step cont rol hox 
A ,precise specification of the hehavior of this mouule is shown in the flow 
table of Fig. 4.2 (along with a straightforwaru couing of the rows). Logic 
ex pressions for a propc r rc al i tat i on are as fol lows: 
-
,.; ~ -= ,:... r::: 'y' I 
From the flow table. it L' an hc seen that there are several essential hazarus for 
th is function. alI of a trans ic n t ty pe. Obse rve. for example. what happens 
when Ap I changes with the system initially in the total state corresponuing to 
row- I anu col umn- 100 (ahh re vi ateu as 1- I O()). Th is corresponus to a late ral 
movement in the table to tot al state 1- I I (). fol\oweu by a ve rtic al move to state 
2-110. Note that the specification of the seconu output. Rp2 remains constant at 
o throughout this proccss. But suppose now that. uue to an unfortunate 
d istri bution of gate anu v,,' i ri ng ue I ays. the sequence of even ts. name Iy the 
input-variable change anu the internal state change. is perceived incorrectly 
at the circuit generating Rp2' That is. suppose that it appears there that the 
internal state change occurrco lirst. Then. the perceived path in the flow 
table woulu be from I-IO() to 2-IO() to 1-110. But the output specifieu for Rp2 in 
state 2-100 is I. Therefore a I-pulse woulo hc prouuceo at the Rp2-tem1inal. It 
has heen shown [U nge r-ol) I that t his proh lem is in he rent in the funct ion and 
cannot he resolved by changing the state assignmcnt or the logic uesign. It 
can be dealt with only hy consioering thc path dclays ano constraining them 
in such a manner as to a\'(lid thc possihility of an unfortunate "mispcrception" 
as excmplifleo ahove. A universal general solution is simply to delay all 
state-variahles. This. l}(Iwever (llten constitutes overkill in that remedial 
action is calleo for only (lcl.'a...;illllally. 
In the current exampk. the ahllve analysis l'an he confirmeo hy checking the 
expression ahove for Rr..2 . During the transition unoer discussion. P ~ -'I I arc 
constant at I. whilc the :... r ; ano 1'2 terms are changing in opposite uirections . 
In order to prevent a glitLh. the oelay in the direct path from Ap I to Rp2 must 
he made less than the delay in the path from Ap I to Rp2 that goes through Y2. 
This can he accomplisheo hy adoing a delay equiv~dent to ahout one gate delay 
to the path from Y2 to Rp2. In this case, if we were to use the expressions 
oevelopco ahove oirectly. sUl.·h a precautillll \\,'ould inoeed he nel'essary 
hecausc there is only one OR-gate inv(d\'ed in the path Irol11 Ap I to 1'2. 
A seconu such hazaro L'\j,h t(lr the tr~lIlsjtilln 11I1Io\',;ing the turning on 01 Ap 2 
(it involves As). ano a third L'\j,rs t(lr the trall:-.itioll (a noncritical ral'c) 
following the turning lItl l1\ R" lit ill\'llives hllth Rp I and R( 2). No cllrrccti\'e 
action is nccdeo in either \..~l:-'L'. ~l\ the delays due tll the numhers ot g~ltes in the 
various paths are sUl:h ;1, t(l L'll,Url.' the oe\ired result. 
Scveral points arc illlp(lrLlllt tll Ullder\lano ill rclatilln to esselltial ha/aro 
prohlems as illustrated .Ih(l\ l', TIlL':-.e ha/ards ((lllstitute ~l funoamenlal reaSllll 
why truly delay-inselhitl\\..· L' lrlult:-. l.' ~lllllllt gcnerally he Jesignco fllr most 
nontrivial functions. '-\"\ [1r;l(tll.·~t1 Ill~ltter. Illl\\'evcr. must csscnti~1 ha/ards 
require no spel'ial tre~ltllll'lll. ~l' tile p~ltl!S whil.' h must hc longer in orocr to 
prevent glitches (or ste~ld~ -..Ltle errors) usually ~rc longcr hCl'ause they 
1 '-
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involve the sums of the paths involveo in generating state-variahles ano 
output variables (or. another state variahle. as was the casc for the steaoy-state 
essential hazards mentioneo in the previous section). When we are ocating 
with relatively small circuits. the oistances involveo hetween elemcnts are 
usually such that the wiring oelays are not oominant. so that gooo estimates (If 
path oelays can be maoe ()n the hasis ()f gate oclays. If one wishes t(l avoio 
having to check each statc transition f()r these prohlems. one can simply 
insert oelays at the outputs (If each (If the Y-circuits (e.g. hy injecting a pair (If 
inverters in eac h y i-path). 0 f cou rse. if they are not act uall y necessary. thcll 
this is wasteful in terms of chip area. power. ano time. For tlow tahles with two 
to eight rows. ano no more thall. say t h columns. it is not very haro to oetcct 
the presence of hazaros hy simple inspection . Ano it appears that the mooules 
useful for the purposes unoer l'onsiocration here fall well within that range. 
(Furthermore, there is no reasoll to hel icve that the necessary steps ill the 
design process cannot he impkmenteo in software.) Finally. it must he 
realized that these prohlems are not confineo to the realm of clock-free 
circuits. They are a prohlem in the oesign of most asynchronous circuits 
incluoing those useo in implementing synchronous circuits--for example In 
















Fig. 4.3 Network of 2-steps to generate a 4-step sequence 
As illustrated in Fig. 4.3. 2-step Illllouks c~Ul he usco as huitdillg hlocks to 
initiate sequences of any length . 
In many situations. the Ll:,t t\\() steps of the -+-ph~lSe h~lIldsh~lk(' enLlil IHltlting 
more than restoration of thc lc\'ch (II tlte R- and A-sigll~l\:..; tll their 4uies~cllt 
states CO). Thus there liLly hl' nll [Ca:-'lln IHlt III hegin p[(I~ess-2 immediately 
after proccss-l turns (In it:-. ,-\[,-"ignal. and the unit migltt tum (In .-\s 
immediately after Ap2 goes (Ill. allowing the Llq 2 steps 01 ealh of tltese 
hanoshaking operations ttl Llke place COllcu[[elltly \\'itlt the suhse4uent 
operations. A flow tahk !(l[ ~l 2-step h(lx tllat llpe[~ltes tltis \\ay is shown ill Fig , 
4.3a. 
Rs ApI Ap2 
000 001 () I I ()IO I 1 () 1 1 1 101 Y I Y2 
1 (1)000 2.100 () () 
2 0,010 () 1 
3 1,001 ()Ol 1 1 
RplRp2 As 
Fig. 4.3a Flow tahle for a :2-step hox that overlaps the restoring operations 
Logic expressions for this tahlc are: 
4.2 IF Module 
As in the case of all of the control modules. there is a signal. Rs that goes on to 
initiate the action. and an As -signal that is generated by the module to 
acknowledge the Rs and to tell the environment to turn it off. (See the hlock 
diagram, Fig. 4.4) The ohject of this module is to initiate some process P If the 
control si~nal X is on. If X= I. the IF-hox turns on its Rp-signal to initiate the 
process. Upon the suhsc4ucnt receipt of an Ap-signal from the process. the 
IF-module turns off the Rp-sigllal. When the corresponding Ap-signal goes 
orr. the IF-module thell turns Oil its own As-signal. and when the Rs-goes ofr. 
the As -signal is turned olT to tc nn i nate the overall process. If X=() at the ti me 
that the Rs -si gn al is rel'C i \'cd. t hen the IF -hox im med i ate I y tu rns on AS to 
hegin the termination proccdure. 
The value of X is ohtaincd hy the IF-hox through the usc of an Rx-signal 
transmitted to the sourcc 111 X (usually a stllrage clement). The value of X then 
arrives on a dual-rail channcl. Its arrival is acknowledged hy turning off Rx. 
which causes the source tll tum otT the XO - or X I -signal. The operation is 
specified precisely in the !lllw tahlc of Fig. -1-..5. which also includes the ohvillUS 
state assignment. 
R A "X1 s P 
~(~)(~)()~()~I~I{~)(_)~I~()~I~O~~~~~~ Y1 Y2 
.000 :2. I 00 () 0 
'l I. ()() I ") ()()() . (l() 1 () 1 
3 1.0U 1 (D)()() .IHlI 1 I 
4 I.()()n .~ . (ll() .(lIO I () 
Fig. 4.5 Flow table for IF-box 
R R A 
x p s 
Logic expressions tor ~l prllpl'r illl(liclllcntatillll Ilf this tahlc are slw\vn hclll\V: 
': 1 - F '-, '/ ! - :....;. -':x: 1 - ~' -,: " : - . . -; - -, . . ' : 
There are transient essential hazards for the transitIOns to states 2. J. and 4. 
With logic corresponding to the ahove expressions. the relative lengths of the 
relevant delay paths would prevent malfunctions due to these hazards if we 
assume that the path-delays are roughly proportional to the numhers of gates 
in the paths. It is always possihle to increase the safety margIns hy adding 
delays to the outputs of gates generating the Y -signals. 
The ahove IF-hox can he modified to increase speed hy turning on the 
Rp-signal ht!fort! the Xl-signal goes off. This would not cause any timing 
problems. because matters can he so arranged that even if there there were an 
extremely large delay in the X-path. suhseLjuent invocations of the IF would 
not be permitted to proceed until the X-signal did gu off. In a similar manner. 
the turning on of the As -sign.d at the end of the operation need not he delayed 
until the turning off of the X{) -0 r A r -s ign al s. Eac h () f these changes eli m inates 
the delay involved in a round trip of a signal from the IF-hox to the source of 
the X -si gnals. (These tri ps st i \I take pi ace of course. hut they arc now carried 
out concurrently with other operations.) A tlow table for the modified IF-hox 
is shown in Fig. 4.5a. (The underscored entries in the table were don't cares in 
the original flow table. whose values were filled in implicitly as a conseLjuencC' 
of the logic expressions chosen as helow to realize the function.) 
R -l X' A 
S P 
OI()O O()IO \()()( ) I I ()O 
.DOO (D,ooo 2.000 ()OO 
2 J. I ()O .ll1.ill 0.IO() 3. I ()O 
3 4.()()() .() I () 3010 4.100 4 I.OOI I.O() I JHlI QOOI 
1010 1001 
CD.DOO 2.000 












R R A 
x p S 
Fig. 4.5a IF-hox \vith X-h<llldshake and l'oncurrent operation 
-
·~·s ";; \/ 1 \/:; 
In situations where the X-signal lthe decision v<lriahle) can. \vith virtual 
certainty he made availahle <it the IF-hox prior tll the time that it is needed. 
then the IF-hox can he simplified hy elilllinating the hanLi:·.;\laking operation 
used in the Fig. 4.5 hox to ()htain that \'alue . This simplifies the logic. reduces 
the 3 signal wires (for X(). X I. and R,,) tll (Jlle \vire. l for X) and S<l\'es time. The 
now table for the simplified IF-hllx is shllwn in Fig . -+ .6. 
Fig. 4.0 A simpler IF-hll\ 
R A X 
s p 




R A p s 
\/-P -;:: \I-R X- -;:: X" Rr= P'J'.",' , ':' ,,=P,' :;:rV 
- . ~ .~. C y s .~. C y, to-' • ' ..J • ..J ' ' ~ I 
Transient essential hazan.ls for transitions to state-Ion columns-IIO ano III 
should not cause problems for the given logic expressions. 
For this box, if X= 1 at the time that Rs goes on, then the Rp-signal IS turneo on 
to start the associateo pr()cess. Otherwise the As-signal is tumeo on 
immeoiate Iy to signal the e no 0 f the operation. Note that X c an he tumeo off 
after the process is starteo (hc fo re or after Ap goes on) wi thout ha vi ng any 
effect. Furthermore. if Ap happens to go on before Rs goes on. this too has no 
effect. 
4.3 IF-ELSE-Mooulc 
An ohvious ex tension () f the IF -ho x. is an IF- ELS E-box (Fig. 4.7) that starts one 
process if X= I, ano starts a oifferent process if X=O. A now table for such a 
control box is shown in Fig. -+.X. (The now table ano the logic expressions are 
simplified hy the use of a new variahle A. oefineo by: A=A1 +A2. Note that Al 
and A2 are never on simultancously). 
x 
IF-ELSE 
Fig. 4.7 IF-ELSE rv100ule 
R AX s 
nO{) 001 o I I Ol() I I () III I () I I()O Y 1Y 2 
.OO() 2.00() 2.()O() . (l()O .+. () 1 () -+.()IO 010 (DOlO () 0 
2 1.000 .()O() .O()O (lO() ~. 100 ~.1 ()() '1 1 ()O C)I(){) 0 I 
3 .LllilO. 2.Uilll -2..illl1 ) 2. ()O() o .()()O 0.000 4.0()() -+.O()O I I 
4 1.001 2.00 I 2.illU LU.U.ll Qooo Q}()(l( 1 .00 1 (DOOl I 0 
R1 R2 As 
Note: unocrscoreJ 1..·[lIrl,,', \\,,'re J(l[J 't cares In original rIow tahle. 
Fig. 4.X Flow tahle fur IF·ELSE B,IX 
Logic expressions r('ali/il\~ till, hu\ IS: 
, - :. . : - - r- '. , • , - - - (.'~ :"/,~ , ~'l - f-"' ..J j 1 '.' -, ~ ,~ - :..: ..J :' 1 '/ .- , 
As in the case of the IF. the IF-ELSE box can he made to ascertain the X-value 
via a handshake operatinn to ensure that excessive delay in the line 
connecting the source of the X-signal to the IF-ELSE hox does not cause the hox 
to act on the basis of an old X-value. A block diagram of such a module is 
shown in Fig. 4.9, and a !low tahk. with state assignment. is shown in Fig. 4 . 10. 
IF-ELSE 
(wi t h Handshake) 
Fig. 4.9 IF-ELSE box with X-value obtained via handshake 
nooo 1000 I 100 I()IO 1001 Y 1Y 2 
,nOO() 0.1000 2.1()()() -+. I U()() ~. I ()OO o () 
2 1.0000 0.0010 O,!)()()() ~.m)! () o I 
3 LOOOI Q) 000 I O.(HHll .., .I)()()() I 1 
4 l.nOO() ® 0 100 ~.( II (H) ~.OIO() 10 
R R1 R2 As Note: Underscored entrie\ were don't cares x 
in the original fIllW tahk . 
Fig. 4.10 Flow table for IF-ELSE box with X obtained via handshake 
Logic expressIOns realilillg tile tahk are sIH)\\:1l helow . 
- " . -
Deleting the :~(; -term 1rllill till' R2-l'xpressiilll ~lIld (lie -(erm fr(lm the 
R I-expression would. ~lS III till' ~lIUlllgllUS case fllr the IF-hox. speed up 
operations hI' issuing till' R : - ~llld R2 -cllmlll~lIHh ~lS Sll(lll as the X-\'alue has 
hecn ascertained--withllut \\,lItlllg tllr the X-sigll~tI til he turned otT. 
4.4 Whi Ie and Unt i I \. 111d II k" 
The while-box implements the well known programming feature. in that. 
after the Rs -input goes on. rere ated exec u tions 0 rap rocess pare in it i atcd (h Y 
turning on Rp) as long as the dccision variable. X is O. If X= I at thc start. thcn 
p is not executed at all. (A v ari ation called "u n til" is discussed 1 ate r for usc in 
cases where it is desired alv.:ays to execute p at least oncc .) Thc dccision 
variable may be changcJ he/()re Rs is tumcd on. or after Rp is turncd on (i.c. 
the process p itself may l'ilange X). In thc first version of the while-hox. thc 
X -signal is i nterro gated hy IIlC ans 0 I' a handshakc ope ration . A s imp I i fi eJ. 
faster version is then prescntcd for usc in cases whcre there is no dangcr of 
X-changes being excessi \'('\y de 1 aycJ in transmission. A hlock diagram 0 f the 
wh i Ie-box is shown in Fig. 4.11. and a now tahle is shown in Fig. 4.12. Note 
that if it is desired to run thc rmccss while X= 1. then we necd only 
interchange the XO- anJ X I -conncctions to thc hox. 
\V H I L E (X = 0) 
(With X-Handshake) 
Fig. 4.11 Whilc-hox with X-H~lIlJshakc 
Rs>fx1 Ar 
I ()()() 1010 I 100 \()() 1 Y 1Y 2 
. I ()(} :2. 100 3. 100 ll(}O o 0 
2 - (}() 1 )()() () 1 
3 ,( 1I 0 Q.()()() 1.01() 10 
R R A 
x p s 
Fig. 4.12 Flow tahle fur \\ilik-hu\ with X-handsh~lkc 
Logic expressions reali/lll~ thIS Illuduk are : 
., "t· ~ - ",·1 I 
• 1 ..:; ,x, , - - r.: ~ 1. v -..:: ~ - ,. - , .=.  
A block diagram of a while-hl1\ lilal rC~llb X dircl"lly. \\ilhuUI hanJ:--haking . 1:--









Note: Underscored entries were don't cares in 
the origin:..tl tlow wble. 
Fig. 4.14 Flow tahle for while-hox that reads X directly 
Logic expressions reali/ing this function arc: 




RA p s 
There are situations where it is desirahle for a traversal of a while-loop to take 
place. even if the X-\'ari~lhle is initially at a value that \vould not normally 
pennit this. Supp(lse. for example. tllat a counter is to he used to control such a 
while hox. Assume tllat we wish to execute the controlled pnlL'ess 32 times. II" 
we initialize the counter at 32. and decrement it each time around the loop. 
then it would reach () atler ~2 execulillns. Iherehy causing the loop to he 
terminated. But a counter re4uired t() range from () to 32 inclusive w()uld 
entail 0 hi nary storage clements. If we used an until-hox. we could initiali/e a 
5-hit counter at n. An initial exel'ution w()uld he penllitted. and the process 
could he designed to increlllent the counter each time through. Hence the hox 
would permit repetitions until the l'ount l'yded hack tll (). so that a 5-hit 
counter could be used to pnllJU(e ~l .~2-';(ep lo()p. :\ hlock diagram of an 




Fig. 4.15 until(X=()) nwJuk with X-hanJshake 
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Fig. 4.16 Flow tahIc for untiI(X=()) IlwJuIc with X-hanJshake 
Logic expressions for thi~ function ar~: 
Another version of until . which us~s the X-hanJshake. hut which overlaps 
the return to zero of XO anJ X I (see the IF-hox of Fig. -+.5a) is shown 111 Fig. 4.17 , 
R >f X1 A 
s P 
OIO() \ ()()() 1001 I () I \ Y 1 Y 2 
.000 ~o 10 ()I() :2.010 :;.{lIO () 0 
2 .OO() 'l IO() ,i. I ()() I.IO{l (2)000 )'()I() (l I 
3 1.000 :2. ()(l() -+.I{l() Q{)()() :2. ()OO (3)000 I I 
-- Q.()() \ QU()\ 4 l.OO\ ,i.()( \() i.OO\ ),()\() 10 
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Fig. 4.17 until-hox \vith X-halld~lJ~lkc and ll\'crlappcJ X-r~turns 
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4.5 A Pipc\inin!..! M(lliuk 
Pipelining of operations in an asynchronous system can he implemented 
through the use of the p-module (Fig. 4.1 R). discussed next. Each p-module 
controls one process. and communicates with similar modules to its left and to 
its right (Fig. 4.19). (The rightmost p-module can control two processes. the 
second using the Rn and An-signals.) 
Rs Rn 
p 
As A n 
Fig. 4.18 Block diagram of a p-moduIe 
Fig. 4.19 p-modules cllnnected to implement a pipeline 
The flow tahle shown in Fig. -+.:2ll specifics hehavior as follows: A module is 
activated when its Rs-input (which comes from the left) goes on. If its 
neighbor on the right is not active. it initiates the process it controls. hy 
turning on its Rp-signal in the usual manner. When the corresponuing 
Ap-signal indicates completion of its proccss. it reports hack to the left 
n e i g h b 0 r by turn i n g II nit s .-\ ~ -s i g n a 1. T his. ill e f fc ct tell sit s Ie ft n e i g h h II r 
that it no longer neeus its L'urrent data. 'W'llen the left neighhor responds hy 
turn in goff R s . the p -m II d u Ie ad i \' ate s the mll d u Ie 0 nits rig h t (t he Jl (' ,rr 
module) by turning on its RIl-signal. It is possihle thal. while a module is 
waiting for a completilln signal from its right neighhor. its left neighhor may 
attempt to re-activatc it fnr ~1 new d~lta set hy turning Oil Rs again. In that 
case. the module docs nllt ~lL' t tIn the Ile\,,' signal until it L'ompletes the 
handshake with its right IlL'igllhor. Oncc the .-\11-sign~d from the right has 
gone off. the module thell fL'''p"nJs. as aho\'c. to the Ile\\' Rs-signal. 
R .-\ A 
s P Il 
() I I 1l1(l I I () , III 10 1 I()() Y v I - 2 
. ()()(l 2,()()(\ :2.I()() CD.i2ill.l (DOO() . 1 ()() o () 
:2 ~ ~ (\( \( \ 0000 Llli.lU 1 .O()() C)OlO () 1 
3 lJ.!J..U ~ Gi.!!ll -Lilll.l 1 .()O 1 QOOl 1 1 
4 ~ ~,()( \ I ~ Llill. l.O()l Gluu. 10 
R P As R n 
Fig. 4.20 Flow table for a p-mouulc 
Note that a process cannot hecome active unless the processes on each siue are 
inactive. This reflects the fact that we generally assume in a pipeline 
situation that each process makes use of the uata produced hy the preceding 
process. Thus a gi ven process c an not change its data if the p receu ing process 
has not yet completed its action or if the next process is still in neeu of its 
current data. Thi s woulu Ie ave at Ie as thai f of the processors idle at any time. 
The usual way to deal \\.'ith this situation is to make alternate processors 
buffers that do nothing hut copy the data produced hy the previous process. 
Such copying takes re I ati vel y lit t Ie ti me, so that the processors doi ng re al 
work can be kept husy almost all the time, proviueu of course that there is uata 
steauily available from the source fceuing the pipeline anu that the sink at the 
right enu can accept uata as fast as it is maue availahle. 
Pipelines can of course he 4uite complex, anu the treatment presented here is 
hy no means comprehensive, The neeu to stall or tlush pipelines complicates 
matters considerably. The intent here is simply to show an implementation of 
the basic operation. Using some of the other control modules. along with 
elaborations of the hasic P-mouule. woulu he necessary to implement more 
complicated systems. 
The p-modules -:an he uscu ill more complex networks then simple linear 
pipelines. It is possihle to fall out the Rn-signals of a mouule Pk to more than 
one successor mouule, pnl\' idcd that the As-signals from these successors are 
all fed into a C-element \\.'hllse output proviues the An-input to Pk. Several 
modules c ari fan in to a si ng Ie Ilwd u Ie PJ hy feeu i ng thei r Rn-signals to a 
C-element whose output pnl\' ides the Rs-sigllal to Pj , with the As-signal of Pj 
fanning hack to feeu the All-inputs lIf the mouules that sent it signals. 
4. n. ~1 utual e xc I us ion anu a rh i t r~lt i lIIl 
When various processes a re he i ng exec u teu c onc u rren tl y, it is someti mes 
possihle for two or m{)re of them to re4uire the use of some facility. such as a 
memory un i t. or an auuc r. that L' an only he useu hy llne at a time. In suc h 
cases. it is necessary to cmhouy in the haruware a mechanism that clwses one 
of the processes and gives it L'lllltrol llf the facility. cxcluuing all others until 
the chosen unit releases till' Lll·ility. The ha:-.ic function performeu here is 
generally calleu arhitratillIl. ~lllU the unit that accolllplishes this task is called 
an arbiter. The general prllhlem must he faceu in the ucsign of all systems 
with concurrency. whether they arc clllckeu llr asynl'ilronous. ivtuch has 
heen written about arhilL'r''. ~llld 110 ~lltelllpt IS made here to survey the suhject. 
Insteau, it will he showll tll~lt thL' hasic tools for dealing with the prohlem are 
availahle 111 the asyncllrllJlllllS \I,.'llrld , 
The hasic situation is i1lustr~lled ill Fig . 4.21. Prllcess PI initiates process P'l 
anu Process P2 initiates prIILl'" P'2. ~llld hllth PI and P2 rC4uirc the usc of 
some facility F. which L~lll "l'nl' llllly lIne prllcess at a timc, The arhitcr 
module. ARB. intercepts till' Rr",ignals fnJm hllth PI and P2 whil'il are 
intenueu to initiate P' l ;uld P'2 rl"pecti\'c1y, II. at allY time (lnly one unit. say 
PI is making a rC4uest {I.l', 11111:- (lie Rr-sigJl~d Irlllll PI is on) then ARB permits 
that signal to get thrllugll {II PI', \\'lIel1 P'l is fil1isheu. it senus its Ap-signal 
directly back to Pl. and the handshaking procedure is completed in the usual 
manner. with ARB simply passing the Rp-signal changes along. Should P2 
request service by turni ng on its Rp -signal. wh i Ie P' I is ac ti ve. the arhi te r 
holds up that signal. not passing it on to PI2 until the Rp -signal from P I is 
turned off (thereby releasing the facility). 
A now tahle descrihing the hehavior of such an arhiter is shown in Fig. 4.22. 
The inputs from the driving processes are lahelled R I and R2. and the 
corresponding outputs are Z I and Z2. 
ARB 
Fig. 4.21 An example of an arhiter serv1l1g a pair of processes 
I 
2 
Fig. 4.22 Flow table for an arhiter module 
Logic expressions realizing this tahle arc: 
If both PI and P2 turn llll their Rr-signals simultanc(lusly. thcn thc arhitcr 
chooses one of them (PI in (lur casc) and pa:-.scs (In its :-.ign~d. trcating tilc 
other process as though i Is rC4 ucst haJ hcc n maJc LilC r. Th is L' asc. whc rc t \\\ I 
(or more) requests are Ill;ldc at ahout thc same timc is 4uite intcrcsting (scc 
[Chaney-731. [Marino-X Ill. It has hccn slw\\n that it helllngs tll all importallt 
class of problems whiL"h inciuJcs the synL"ilfoni/ation prllhkm. anJ th~lt lit 
constructing iJeal inertial delays. Thcse prohlems arc c4ui\'aknl in thc scnSl' 
that a solution to one implics a solution to all--hut it has hccn slwwn that 
perfect solutions Jo not c.\i:-.l. That is. in thc case of thc arhitratilln pn1hlem. 
for example. given any tinilL' numhcr t. thcrc is a non-Icro proh~lhility til;lt 
any real arbiter will fail to makc ~1Il cfkcti\'c Jccision in timc less than l. This 
failure takes the form (It ;111 illJctcrminatc output trom thc arhitcr--an output 
that is neither a I nor a (I (\lr pcrh~lps an llscill;lti\)n hct\I,'ccn I anJ ()). 
For clockell systems the prohlem is complicated hy the need to have the output 
settle down wi thin some ti me frame lleterminell hy the cloc k pulses. 
[~1artin-89] proposes a solution in the form of a filter at the output of the 
arbiter which keeps the outputs at zero until the two arbiter outputs have 
attained 0 and 1 values. While the time that it takes for this to occur is 
unbounlled. that is not a prohlem with asynchronous systems. 
4.7. 2-Phase Hanllshakin~ (or transition signaling) 
Where signals must be sent over long llistances on a chip. or perhaps even 
between chips, it woulll he particularly llesirable to relluce the number of 
transmissions. If. insteall of the 4-phase hanllshake. we coulll have a minimal 
exchange between transmitter anll receiver. which woulll be one signal in 
each llirection. then the delay involvell would he significantly rellucell. This 
can be accomplishell hy means of what is referrell to as a 2-phase hanllshake. 
The initiating signal consists of a c II a n g e in level from 0 to 1 or from 1 to () on 
some wire. The response is also a change in the signal level on another wire. 
(The alternative term transitioll signaling reflects this mechanism.) 
Unfortunately. it appears that transition signaling entails somewhat more 
complex logic. since the numher of states of the system may have to be 
increased llue to the need to recognize when a transition has occurred on a 
line. (An exception is the case of the 2-step mollule. For transition signaling. 
this mollule is simplifiell down to nothing. since in orller to cause the 
sequential execution of a finite numher of processes employing the 2-phase 
handshake protocol. we need only use the completion signal of each process as 
the start signal of the next process.) Furthermore. in some cases. such as the 
hi nary coun te r. the last t \l,. ' O phases 0 f the 4-ph ase handshake p lay a real role 
in the process--heyond s i III ply re turn i ng the R and A signals to (). It may he 
that control mollulcs L'ould profitahly he implementell with transition 
signaling. while processin~ ll111dulcs arc hest implementell with the 4-phase 
hanllshake. I have not thof(lughly explored this issue as yet. Following are 
llescriptions of a 2-phase IF-hox. and lIlodules that can he usell to convert 
hetween 2-phase and .+-phase handshakes, 
For the IF-hox (shown in Fig. '+.2'+. with a flow tahle description in Fig. 4,25) 
the action starts when the value of Ss. the start-variahle is change hy the 
environment. If the value of the X-input (the decisilln variahle--in this 
version there is no handshake on X) is O. then the llperation is terminated hy 
the changing of the value of the Fs -signal. If X= I. thell the associated process 
is started by the changing llf the value of the Sr-signal. When the process has 
he e n c () m pic tell. the I F -h II xis info rm e d h Y a ( h a J1 g e i 11 \' a I u e 0 fit s F r - s i g n a I . 
\v here u po nit chan g e sit sF" -l I u t put to s i g n a I the end. :"-l (l t c t hat. h () t h 1'0 r X = () 
anll for X= I, there arc t \\ll stahle states corresponding tll possihlc starting 
situations (one with Ss=(l ;llld (lie llthcr with Ss= I) . 
x , 
::~~ _____ I_f ____ ~~ 
Fig. 4.24 Block diagr~llll Id 2-1)I!~lSL' IF-hllX 
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2 ~--~~~~--~~~~--~~~--~~~~ 
Fig. 4.25 Flow table for 2-phase I F-hox 
Logic expressions realizing this function are: 
Converting between 2-anJ 4-phase hanJshak i ng c an be accompl isheJ using 
the boxes shown in parts a anJ h of Fig. 4.2f1. Flow tables for these converters 
are shown in parts a anJ h of Fig. 4.27. 
( a) ( b ) 
Fig. 4.26 (a) 2-4 conv~rtcr hox. (h) 4-2 converter hox. 
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( a ) R F P s ( b ) 
Fig. 4.27 (a) Flow tahle Illr 2-4 (l)(}\'crt~r hox. 
4-2 converter hox. 
(h) Flow tahle for 
Logic expressions for till' 2-4 (llll\'crtcr arc: 
Logic expressions for thc 4-2 (ll(}\'crtcr are: 
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Using these converters. it should not he difficult to change back and forth 
between the two handshaking protocols. exploiting the advantages of each. 
There is interesting work to he done in developing techniques to do this in an 
optimal manner. There are intermediate strategies in which 4-phase clocking 
is used. but with the last two parts of the handshake overlapped in time with 
subsequent steps. This is illustrated ahove in realizations of the 2-step. IF. and 
UNTIL boxes. 
5. Some examples 
S.l Add-and-shift multiplier 
The classic computer algorithm used for mUltiplying two hinary numhers 
works as follows: One operand. the multiplicand is stored in a register called 
MPCND. and the other is stored in the MQ register. The accumulator (ACC) is 
connected as an ex tension to the most signi fic ant (Ie ft) end 0 f MQ. and a I-hi t. 
register. E. is appended at the most significant end of ACC to capture overtlows. 
E and ACC are initially cleared to O. At each step. if the current least 
significant bit (LSB) of MQ= I. MPCND is added to ACC (overflow to E). and then 
the combined register E ACC MQ is shifted one position to the right. This 
process is repeated n times. where n is the numher of bits in a word. (A 
counter CNTR. is used to keep track of the number of iterations). At the end. 
the product is stored as a 2n-hit word spanning ACC and MQ. This process is 
described below in a quasi-formal manner: 
initialize registers (E. ACC. MQ. [vtPCND. CNTR) 
UNTIL(CNTR={)) 
BEGIN 
IF(MQ[LSB]=I) ADD \lPC~D to E ACC 
(SHIFT RI<;HT(E ACC \1Q). DECRE;\tlENT CNTR I 
END 
(The two operations included In the wavy hrackets are to he executed 
concurrently.) 
It is a straightforward matter to implement this algorithm with the 
asynchronous building hlol'ks descrihed in the previous sections. A hlock 
diagram of such an implementation is shown helow as Fig. 5.1. The 
rectangular blocks designate hasic control devices that have heen explicitly 
treated above. The oval shaped hlocks represent L'(lI11pound processes that must 
be constructed using operations such as register transfer. addition. or 
shifting. which have also hl'cn dis(ussed ahove. 
2-STE 
count=O 
Fig. 5.1 Block oiagram showing control logic for an Aoo-ano-shift multiplier 
An important point illustrateo here is the case with which concurrent 
operations can he implemellteo. The Rp2-signal of the rightmost 2-step 
module fans out to aLIi v ate hot h the sh i ft ano the oec rement operations. The 
A-signals from these units ked the inputs of a C-element. Hence. the 
operations are started simultaneously. ano. when horh are complete. the output 
of the C-element goes llll tIl turn on the Ap2-signal of the 2-step. 
Decisions must he made as tll \\.lliL'h versions of the U NT lLano IF hoxes sllOuld 
be useo. Since. he tween tile time that the least significant hit of MQ is changeo 
and the time that it is rLierred tll hy the IF -hox is at least equal to the time to do 
the shift ano for control signals to get through the C-element ano several 
other control hoxes. it WllU Id appe ar to he qui te safe to usc the si mpl elF - h 0 x 
without the X-hanoshake. The situation is somewhat less ohvious in the case lit 
the UNTIL. After the value of CNTR is changeo hy the oecrement operation. 
control signals must pass tllrllugh the C-dement. the 2-step. ano the until 
hefore it is referreo to hy tile U~TIL-hox, Only if it \vere consioereo possihle 
for the line carrying the X-signal to he assllciated \xith an extraordinarily long 
del ay wou Id it he necessary tll use X -hands hak i Ilg. 
If. as is often the case. II IS ~l pllwer of 2. thell it wlluld he convenient to 
initialize the counter at n, It (lluld thell he illcrelllellted ( o r decremented) n 
times to get it back to 0 , 
Next we consioer a melllllry rCHI instruction. Only tile overall control for the 
operation is treated here, .-\dditilll1al control logic is necessary within the 
memory unit. and in tile l';lll!l' ullit. It is ~Issumed that there is a memory 
huffer register (~1BR) alld ;1 Illl'llwry address register (~1.-\R). hoth accessihle tll 
the main memory (~1E\1) ;lIld III tile L'ache for hoth reading and v.-riting 
purpo~es. The top le\'c1 L\llllnd Illgic IS ShllWIl in Fig, ).2. 
The first step of the read instruction is to copy into MAR the memory address 
of the word to be accessed. Next. MEM is instructed to begin its read operation. 
and, concurrently. the cache is instructed to check to see if it has the word, 
Note that, at this level of detail. we need know nothing ahout how the cache 
operates internally. The nc x t even t is a response from the cae he in thc form 
of either H or M going on. to dcsignate a hit or a miss. respectively, 
ME 1\t1 





Fig. 5.2 High level control for a memory read (with cache) operati()n 
If H goes to I. a signal is routed to ~lEM instructing it to ah()rt its read 
c 
operation. No response is necessary to th is sort 0 f com m and. At the same time. 
we assume that the cache immediately turns on its A-signal and will follllw up 
the hit by reading the word into the MBR. Vv'hen the i\lBR has received a valid 
word. its A-signal gocs on. S() that the leftmost C -elemcnt (whose output is Ar) 
will be turned on. signaling thc complction of the sccond step, This leads t(l Rp 
being turned off by the 2-step. which causes tile l'ache to turn olT its output tIl 
MBR and its A-signal. \V i til hoth in puts to t hc C -c1emc nt hei ng tu rned oiT. Ap 
goes off. which then leads to As heing turned on. Rs heing turned oil hy the 
environment. and. finally. A" goes off to complete the llperation, 
If there is a miss (i.c. if [he wllnJ is not in [he cache) then M g(les llll. turnillg 
on one input to the rightm()st (-elemcnt. Nllthing further happens until ~lE\l 
completes its read and has delivered the \\.'()rd tll \lBR. Oncc this has ol'curred. 
tvlBR's A-signal goes (In, turning on the C-element and therehy instructing the 
cache to write the word Irllm \lBR into its (lwn stllrage clements, \Vhen this 
task has heen completed. the c~lche turns on its A-signal. \\'hich. aillng with 
the A-signal form MBR terminates the seulIlll step. and the process then is 




The approach proposed here to the design of unclocked digital systems is a 
pragmatic one. At the gate level. classic methods of logic circuit design .can he 
used to produce basic building hlocks of modest size that will operate reliahly 
without timing problems. On a higher level. control modules. designed as 
above. can be interconnccted to implcment complex control functions hy 
emp loyi ng well understood handshak i ng tcchniq ues. Data transm ission and 
processing can be accomplishcd safely in this context by using dual-rail 
encoding. Different versions of the control and data processing modules can 
be designed to increase spccd or to simplify logic and wiring. This should not 
be done in a casual manncr. sincc it is important to exercise great care in the 
design of each module to ensurc that such problems as unavoidable essential 
hazards will not cause malfunctions. 
The potential advantagcs of asynchronous systems lie in faster operation. the 
elimination of the complexitics involved with clocking systems. greatly 
reduced vulnerability to failures duc to timing problems. and reduced power 
consumption. In gencral. thc rcsults of Martin's work indicate a high degree 
of robustness. suggest that changes in tcchnology may he easier to 
accommodate. and that asynchronous systems may be considerably more 
reliable than clocked systcms. Clearly designers must make some adjustments 
to be able to build such systcms. hut I do not believe that these changes need he 
as drastic as some have hclicvcd. At least initially. it appears that it should he 
possible to carryover most of thc concepts emhodied in current digital 
computers. A particularly nicc fcaturc is the ahility to replace subunits of a 
complex system without v.;orrying ahout timing problems at the interfaces. 
It is not yet clear what thc pricc will he in terms of increases in logic element 
counts. In place 0 f thc hard warc in vo I ved in cloc king we have extra logic for 
carrying out handshaking protoc(!\s. But somc of this serves to replace other 
forms 0 f contro I logic. The mod u lar approac h proposed he re may also have 
advantages in regulari/ing the sometimes ugly prohlcm of random control 
logic. The handshaking protocols also eat up some of the time savings 
rcpresented by the ditlercnce hetween average and worst case dclays and 
computation times. But. as shown in some of thc module designs presented 
here. it is often possihle to diminatc much of the handshaking overhead. Thc 
use of transition signaling may offer important advantagcs herc. This has 
only heen touched on in thc work dcscrihed in this prcsentation. 
The very important arca of fault detection has not hcen trcated hcrc. It is 
clear that many faults. hy prevcnting handshaking signals from proceeding. 
reveal themselves sp(lntallcllusly. Thcse includc faults h(}th in control logic 
and in data paths. For e\~lIl1ple. a stuck-at-(} fault in a register might kccp that 
register from turning on it:-. .-\-signal to indil'ate thc reccipt (}f a valid word. 
T his w 0 u I d . i n m 0 s t C ~l S L' ~ h rill g t h C s Y s t e III to a h a It.O the r r a u Its. h () W eve r. 
would not have that cfkct. Detccting invalid dual-rail data signals (X()= X 1 = I for 
some variahle) would he a uscful f~.lUlt detcction techniyue. Although 
unclocked systems may not lend thelllsdvcs as readily to scan mcthods (e.g. 
I B ~1' s L S S D) as J () C I (l C ked s y s t c III s . i tis h y no III can s (l u t (l f the y u cst i () n to 
implement such iJeas ill the unclllckeJ w(lrIJ. This is an important area for 
further investigation. Bullt-lll-tC";! tcchnlyues involving signature checking 
appear to he Jirectly ~lpplll.:~lhle tIl ulTclockeJ ..;ystems. 
Initialization is another problem not touched on here. It would probably he 
essentially solved as a by-proouct of scanning. but otherwise. it will be 
necessary to develop special techniques. These would prohahly be technology 
dependent in~ many cases. 
At present. random access memory devices operating in asynchronous modes 
are not available. Martin's group had to use ad hoc methoos to interface RAM 
with the Caltech asynchron()us mIcroprocessor. 
None of the problems menti()ned here seem to represent major hurdles. It is 
my opinion that the time is now ripe for the development of unclocked 
computers. ano I believe that we will see them available on a commercial scale 
within a few years. 
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